Senior Test Engineer – Lattice Semiconductor – Hillsboro, OR


There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation and customer service, and to that focus we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Specific Job Description (Accountabilities & Requirements)

Develop Test Program for multi-site testing for final test (Package) and wafer level testing.

Design load boards and probe cards for high speed SERDES and mixed signal devices.

Work with outside vendors for load boards and sockets development for new devices.

Work with designer to review DFT on chip and drive towards low cost multi site testing.

Good understanding of Digital IC testing techniques, I2C and SPI protocols. Ability to run standard translation tools (Velocity, Test Insight or similar) for vector conversion from simulation files in VCD/EVCD and WGL formats. Understanding of Scan, at-speed scan, JTAG, Memory BIST, OTP memory programming and loopback techniques. Develop ATE characterization program for critical data sheet parameters. Work with designers in debugging or coming up with new test methodologies and test methods which cannot be supported by common ATE test methods or canned routines. Experience in other digital testers like LTX Credence Sapphire, Quartet , LTX Fusion preferred but not necessary. Bring up and support of test program at OSAT (overseas). Support production on a need basis for low yield issues. Support Product Engineer, FA and QA team for production qualification and customer issues.

Required Skills

Minimum Requirement of B.S.E.E. with 6-8+ years experience.

At least 3-5yrs experience on Advantest 93K Tester using the latest Eclipse software.

Familiar with HDMI protocol, HDCP keys programming preferable.

Mixed signal background for ADC, DAC, PLL, hogh speed switches preferred.

Programming experience in C, C++, Linux, Unix environments.

Familiarity with Scripting languages like PERL, AWK to parse data logs and formatting.

Some experience on RF test on ATE is a plus.

Experience on Catalyst tester is a plus. Self motivated, accountable and individual contributor,

capable of taking products from first silicon to final production with minimal supervision.

Good team player able to work with different groups. Good verbal and written communication skills.

Required Experience

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA , CPLD , and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via , Facebook , or RSS . At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Lattice

Feel the energy.



Source link

Tags:

Leave a Reply